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(57) 	 ABSTRACT 
An apparatus is provided that includes a plurality of modules, 
a plurality of memory banks, and a multiplexor. Each module 
includes at least one agent that interfaces between a module 
and a memory bank. Each memory bank includes an arbiter 
that interfaces between the at least one agent of each module 
and the memory bank. The multiplexor is configured to assign 
data paths between the at least one agent of each module and 
a corresponding arbiter of each memory bank based on the 
assigned data path. The at least one agent of each module is 
configured to read data from the corresponding arbiter of the 
memory bank or write modified data to the corresponding 
arbiter of the memory bank. 
7 Claims, 8 Drawing Sheets 
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generate filtered image data. The method further includes 
receiving, at a disparity module, the filtered image data and 
generating a result in order to determine a distance between 
an object and a vehicle. The method also includes transmit- 
s ting, by an agent associated with the disparity module, the 
result to the memory. 
FIELD PROGRAMMABLE GATE ARRAY 
APPARATUS, METHOD, AND COMPUTER 
PROGRAM 
STATEMENT OF GOVERNMENT INTEREST 
Embodiments of the present invention described herein 
were made in the performance of work under NASA contract 
and are subject to the provisions of Public Law #96-517 (35 
U.S.C. §202) in which the Contractor has elected not to retain 
title. 
FIELD 
The present invention relates to a Field Programmable 
Gate Array (FPGA) apparatus, method, and computer pro-
gram and, more particularly, to an FPGA architecture that 
allows the exchange of data directly between modules with-
out reducing throughput of memory access. 
BACKGROUND 
There are different types of buses that handle the interfaces 
between modules in an FPGA architecture, and different 
types of buses that allow data to flow from an FPGA to 
memory. For instance, industry standard buses provide a 
series of cores (i.e., pre-built FPGA modules). However, the 
pre-built FGPA modules lack a high volume point-to-point 
bus. For example, the buses are not designed to transmit data 
from module to module without reducing throughput of 
memory access. Further, the complexity of the buses slows 
the processing of data, which results in a slower throughput. 
BRIEF DESCRIPTION OF THE DRAWINGS 
10 	 For a proper understanding of the invention, reference 
should be made to the accompanying figures. These figures 
depict only some embodiments of the invention and are not 
limiting of the scope of the invention. Regarding the figures: 
FIG.1 illustrates an FPGA vision data apparatus, in accor-
dance with an embodiment of the present invention; 
FIG. 2 illustrates a method for rectifying a captured image, 
in accordance with an embodiment of the present invention; 
FIG. 3 illustrates a method for image processing during 
20 rover navigation, in accordance with an embodiment of the 
present invention; 
FIG. 4 illustrates a read agent sequential unit, in accor-
dance with an embodiment of the present invention; 
FIG. 5 illustrates a write agent sequential unit, in accor- 
25 dance with an embodiment of the present invention; 
FIG. 6 illustrates a write agent pass-through unit, in accor-
dance with an embodiment of the present invention; 
FIG. 7 illustrates a read agent pass-through unit, in accor-
dance with an embodiment of the present invention; and 
30 FIG. 8 illustrates a method for receiving and transmitting 
data from a module utilizing agents, in accordance with an 
embodiment of the present invention. 
SUMMARY 
	
DETAILED DESCRIPTION OF THE 
35 	 EMBODIMENTS 
Certain embodiments of the present invention may provide 
solutions to the problems and needs in the art that have not yet 	 It will be readily understood that the components of the 
been fully identified, appreciated, or solved by current FPGA 	 present invention, as generally described and illustrated in the 
technology. 	 figures herein, may be arranged and designed in a wide vari- 
In accordance with an embodiment of the present inven-  40 ety of different configurations. Thus, the following detailed 
tion, an apparatus is provided and includes a plurality of 
	
description of the embodiments of an apparatus, a system, 
modules, a plurality of memory banks, and a multiplexor. 	 and a method, as represented in the attached figures, is not 
Each module includes at least one agent that interfaces 	 intended to limit the scope of the invention as claimed, but is 
between a module and a memory bank. Each memory bank 	 merely representative of selected embodiments of the inven- 
includes an arbiter that interfaces between the at least one 45 tion. 
agent of each module and the memory bank. The multiplexor 	 The features, structures, or characteristics of the invention 
is configured to assign data paths between the at least one 	 described throughout this specification may be combined in 
agent of each module and a corresponding arbiter of each 	 any suitable manner in one or more embodiments. For 
memory bank based on the assigned data path. The at least 	 example, the usage of "certain embodiments," "some 
one agent of each module is configured to read data from the 50 embodiments," or other similar language, throughout this 
corresponding arbiter of the memory hank or write modified 	 specification refers to the fact that a particular feature, struc- 
data to the corresponding arbiter of the memory bank. 	 ture, or characteristic described in connection with the 
In accordance with another embodiment of the present 	 embodiment may be included in at least one embodiment of 
invention, a method is provided that includes assigning, by a 	 the present invention. Thus, appearances of the phrases "in 
multiplexor, data paths between at least one agent of a module 55 certain embodiments," "in some embodiments," "in other 
and a corresponding arbiter of a memory bank. The method 	 embodiments," or other similar language, throughout this 
also includes reading, by the at least one agent of the module, 	 specification do not necessarily all refer to the same group of 
data from the corresponding arbiter of the memory bank 	 embodiments, and the described features, structures, or char- 
based on the assigned data path, and writing, by the at least 	 acteristics may be combined in any suitable manner in one or 
one agent of the module, modified data to the corresponding 60 more embodiments. 
arbiter of the memory bank based on the assigned data path 
	
Embodiments of the present invention provide an appara- 
In accordance with another embodiment of the present 	 tus, method and computer program configured to transmit 
invention, a computer-implemented method is provided. The 	 data from module to module or from a module to memory 
method includes receiving, at a rectification module, image 	 (i.e., point-to-point data transfer). The embodiments also pro- 
data from memory and rectifying the image data. The method 65 vide a continuous throughput of a high data volume, and 
includes receiving, at a filter module, the rectified image data 	 allow for different types of memory and the switching of 
and filtering unwanted data from the rectified image data to 	 memory without affecting the modules during runtime. 
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4 
Some embodiments of the present invention may be uti- 	 configured to have any width, i.e., 16 bits, 32 bits, etc. It 
lized to take images for extraterrestrial navigation of a robot 	 should also be appreciated that the read agents or write agents 
or vehicle, such as lunar rover or Mars rover navigation. At 	 can be a singleread/write agent. Also, it should be appreciated 
least two images of the area in front of the lunar rover are 	 that each module can be operatively connected to any number 
captured, and the images are processed to determine where 5 of read and/or write agents. 
the objects are in order for the rover to navigate around the 	 Rectification module 102 is configured to read image data 
objects. Embodiments of the present invention utilize an 	 and de-warp (or rectify) the image taken by a camera. It 
apparatus that includes at least a rectification module, a filter 	 should be noted that in order to control rectification module 
module, and a disparity module in order to process the cap- 	 102, rectification module 102 is operatively connected to a 
tured image. 	 io sideband bus, such as PCI bus, advanced microcontroller bus 
Further, the embodiments described herein enable data to 	 architecture (AMBA), On-Chip Peripheral Bus (OPB), a 
flow directly from module to module without accessing the 	 wishbone bus, or any bus that would be appreciated by a 
memory interface. More importantly, the interfaces of the 	 person of ordinary skill in the art. It should also be appreciated 
modules are maintained so that none of the modules behave 	 that other modules described herein are configured in a simi- 
differently if they interface with each other or directly with 15 lar manner. 
the memory. In other words, the modules are unaffected when 	 In order for rectification module 102 to read data from 
the data path changes. 	 memory, rectification module 102 interfaces with or is opera- 
FIG. 1 illustrates an FPGA vision data apparatus 100, in 	 tively connected to sequential read agent [0], sequential read 
accordance with an embodiment of the present invention. 	 agent [1], sequential read agent [2], and sequential read agent 
Vision data apparatus 100 includes a plurality of modules 	 20 [3]. This connection allows rectification module 102 to 
rectification module 102, filter module 104, disparity module 	 request and read image data and rectification table data from 
106, Visual Odometry Sum of Absolute Differences (VO 	 the read agents. The rectification module then compares the 
SAD) module 108, Harris module 110, and Asynchronous 	 image data with the rectification table data and generates 
Ports 112. Vision data apparatus 100 also includes multiplex- 	 de-warped (or rectified) image data that can be outputted to 
ors MI, M2, M3, M4, M5, M6, M7, M8, M9, and M10. 25 memory or filter module 104. In order for rectification mod- 
Multiplexor M9 is a Peripheral Component interconnect 	 ule 102 to write data to memory or to filter module 104, 
(PCI) to bank mapping multiplexor and multiplexor M10 is a 	 rectification module 102 also interfaces with or is operatively 
vision agent to bank mapping multiplexor. Apparatus 100 	 connected to sequential write agent [4], sequential write agent 
also includes arbiter 0, arbiter 1, arbiter 2, arbiter 3, arbiter 4 
	 [5], pass-through write agent [21] and pass-through write 
and arbiter 5, as well as SRAM Port 0, SRAM Port 1, SRAM 3o agent [22] via multiplexor MI and multiplexor M2. Write 
Port 2, SRAM Port 3, SRAM Port 4 and SRAM Port 5. The 	 agent [21] and write agent [22] are operatively connected to 
SRAM Ports allow memory banks and arbiters to exchange 	 pass-through read agent [23] and pass-through read agent 
data. 	 [24], respectively. 
It should be appreciated that arbiters 0, 1, 2, 3, 4, 5 may be 	 Filter module 104 is configured to receive rectified image 
round robin arbiters interfaced with PCI_agent [0], 35 data from rectification module 102 and remove any unneces- 
PCI_agent [1], PCI_agent [2], PCI_agent [3], PCI_agent [4], 	 sary data from the image data. In order for filter module 104 
and PCI_agent [5], respectively. When, for example, rectifi- 	 to receive the rectified image data from memory or rectifica- 
cation module 102 submits a request to arbiter 0, arbiter 0 is 	 tion module 102, filtermodule 104 is operatively connectedto 
configured to handle requests from both rectification module 	 sequential read agent [6], sequential read agent [7], pass- 
102 and PCI agent [0]. However, if rectification module 102 40 through read agent [23], and pass-through read agent [24] via 
is utilizing agents [0] and [1] to submit a request to arbiter 0 	 multiplexors M3 and M4. Once the rectified image data is 
and a PCI_agent [0] makes a request to arbiter 0, then 	 received, filter module 104 removes any unnecessary data 
PCI_agent [0] has priority to make the request over the two 	 from the image. In order for filter module 104 to write data to 
agents. In other words, PCI agents have priority over any 	 memory or disparity module 106, filter module 104 is opera- 
agent utilized by the modules when making requests. 	 45 tively connected to sequential write agent [8], sequential 
Asynchronous polls 112 are utilized in this embodiment 	 write agent [9], pass-through write agent [25], and pass- 
because the clock domain of a PCI bus generally operates at 	 through write agent [26] via multiplexors M5 and M6. Write 
66 MHz, while the clock domains of memory generally oper- 	 agent [25] and write agent [26] are operatively connected to 
ate between 66 MHz to 333 MHz, depending on the chip. In 	 pass-through read agent [27] and pass-through read agent 
otherwords, asynchronous ports 112 assist in communicating 50 [28], respectively. 
between a PCI bus and memory. It should also be appreciated 
	
Disparity module 106 is configured to receive filtered 
that each agent has an asynchronous bus because modules 	 image data and output a score in order to assist in determining 
usually cannot operate at 333 MHz since modules generally 	 the distance between a rover and an object in front of the 
operate at a maximum speed of 100 MHz. In other words, the 	 rover. In order for disparity module 106 to read data (i.e., 
asynchronous bus in each agent assists in communicating 55 filtered image data) from memory or filter module 104, dis- 
between the module and memory. 	 parity module 106 is operatively connected to sequential read 
In this embodiment, read agent [0], read agent [3], write 	 agent [10], sequential read agent [11], pass-through read 
agent [4], write agent [5], read agent [6], read agent [7], write 	 agent [27], and pass-through read agent [28] via multiplexor 
agent [8], write agent [9], read agent [10], read agent [11], 	 M7 and M8. In order for disparity module 106 to write data to 
write agent [21], write agent [22], read agent [23], read agent 60 memory, disparity module 106 is operatively connected to 
[24], write agent [25], write agent [26], read agent [27], and 	 sequential write agent [12]. 
read agent [28] have a width of 8 bits. Write agent [12] has a 	 Harris module 110 is configured to receive image data from 
width of 16 bits, while read agent [1], read agent [2], read 	 the memory and determine features in the image data. In order 
agent [13], read agent [14], read agent [15], read agent [16], 	 for Harris module 110 to read data from memory, Harris 
write agent [17], read agent [18], and write agent [19] have a 65 module 110 is operatively connected to sequential read agent 
width of 32 bits. A person of ordinary skill in the art will 
	 [18]. In order to write data to memory, Harris module 110 is 
readily appreciate that the read agents and write agents can be 	 operatively connected to sequential write agent [19]. 
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VO SAD module 108 is configured to receive a plurality of 
	
By allowing data to be transferred between rectification 
images and features of the plurality of images to determine 	 module 102, filter module 104, and disparity module 106, 
how far the rover has traveled. In order for VO SAD module 	 navigation information regarding an image captured by a 
108 to read such data from the memory, VO SAD module 108 	 rover's camera is obtained in a quick and efficient manner. 
is operatively connected to sequential read agent [13], 5 	 Once the objects in front of the rover are identified, VO 
sequential read agent [14], sequential read agent [15], and 	 SAD module 108 and Harris module 110 are utilized to deter- 
sequential read agent [16]. In order to write data (i.e., the 	 mine how far the rover has moved. It should be appreciated 
result of the determination) to the memory, VO SAD module 	 that this application is not only limited to a rover, but any other 
108 is operatively connected to sequential write agent [17]. 	 vehicle, robot or other machine that may be appreciated by a 
In view of the apparatus shown in FIG. 1, the following is io person of ordinary skill in the art. In order to determine how 
a detailed description of computervision or image processing 	 far the rover has moved, Harris module 110 is utilized to 
during rover navigation. To perform computer vision or 	 detect features in two or more images and VO SAD module 
image processing, vision modules such as rectification mod- 	 108 is utilized to compare the features detected in two or more 
ule 102, filter module 104, and disparity module 106 are 	 images and determine the distance traveled. 
utilized. Rectification module 102 is configured to remove 15 	 In this embodiment, Harris module 110 transmits a request 
any lens artifact in a captured image, i.e., warped pixels in the 	 to read agent [18] and receives image data from read agent 
image are removed and a rectified image is generated. 	 [18]. Harris module 110 detects features in the image and 
In this embodiment, for every captured image, there is a left 	 stores the location of the features in the image, as well as the 
image and a right image and, for each image, there is a left 	 score of the features. Harris module 110 transmits the loca- 
image rectification table and a right image rectification table. 20 tion of the features and the score of the features to write agent 
The rectification table includes a de-warping map to identify 	 [19]. As the rover continues to move, Harris module 110 
each pixel location. Rectification module 102 transmits a 	 receives new image data and transmits the location of the 
request to read agent [0] and read agent [1], and receives a 	 features in the new image and the score of the features. 
right pixel from read agent [0] and a right rectification table 	 VO SAD module 108 is then configured to receive a current 
entry (stored in the right image rectification table) from read 25 image (i.e., set image), an old image (i.e., reference image), a 
agent [1] . The rectification entry includes information on how 	 list of the features for the set image, and a list of the features 
the input pixel should be adjusted or weighted before being 	 for the reference image from memory via read agent [13], 
written to the output. Rectification module 102 also transmits 	 read agent [14], read agent [15] and read agent [16]. VO SAD 
a request to read agent [2] and read agent [3], and receives a 	 module 108 compares the list of the features from the set 
left pixel from read agent [2] and a left rectification table entry 30 image and the reference image, and outputs a score for every 
(stored in the left image rectification table) from read agent 	 possible pairing for the set and reference features of the image 
[3] . It should be noted that rectification module 102 continu- 	 to write agent [17]. The score allows the rover to determine 
ously reads in each left pixel from the captured image and 
	
how far the rover has moved on an extraterrestrial surface. 
calculates upon each left pixel using a corresponding left 
	
It should be appreciated that the modules shown in FIG. 1 
rectification table entry stored in the rectification table until 35 each comprise an agent that interfaces with a memory bank 
all of the pixels are read from the memory. Based on the 	 for both read and write operations. As described above, each 
comparison, rectification module 102 outputs a corrected (or 	 agent can either be a read or write agent, and have a width of 
rectified) pixel for each left pixel to filter module 104 or 	 8 bits, 16 bits, 32 bits, etc. FIG. 1 also illustrates that each 
memory. A similar process is conducted simultaneously for 	 memory hank has a single arbiter that handles all memory 
the right pixel of the captured image. 	 4o requests to its bank. The memory can be double data rate 
Filter module 104 includes two inputs to continuously 	 (DDR) RAM, DDR synchronous static random access 
receive right rectified pixels and left rectified pixels from read 	 memory (SSRAM), DDR2, NAND memory, or any other 
agent [6] and read agent [7], respectively. Filter module 104 	 suitable storage device. 
can also receive right rectified pixels and left rectified pixels 	 In order for the agents to interact with an arbiter, a vision 
from read agent [23] and read agent [24], respectively. As 45 agent to bank mapping multiplexor is utilized to assign the 
right rectified pixels and left rectified pixels are being read by 	 agents to the appropriate arbiters of the memory banks. In 
filter module 104, filter module 104 continuously removes 	 order to allow bursting of data for high throughput, it should 
any bias (i.e., DC Bias or Constant Bias across the image) or 	 also be appreciated that each agent can queue multiple 
unnecessary data from the captured image. For instance, filter 	 memory requests and queue multiple memory responses. 
module 104 removes or filters unnecessary data included in 5o Also, with the multiplexors selecting the data path, each data 
the right rectified pixels and the left rectified pixels. Depend- 	 path is point-to-point to result in a high throughput. 
ing on the application command, filter module 104 is config- 	 FIG. 2 illustrates a method 200 for rectifying a captured 
ured to output the filtered right pixels to write agent [8] and/or 	 image, in accordance with an embodiment of the present 
write agent [25] and output the filtered left pixels to write 	 invention. In particular, the following describes the process of 
agent [9] and/or write agent [26]. 	 55 rectifying an image by utilizing the apparatus shown in FIG. 
Disparity module 106 includes two input ports that con- 	 1. 
tinuously receive the filtered right pixels and the filtered left 	 In order to utilize rectification module 102, an FPGA mod- 
pixels from read agent [10] and read agent [1 l] until all the 	 ule (not shown), a computer program, and/or a processor is 
filtered pixels are received. Disparity module 106 can also 	 configured to determine at 202 the size of the image and 
receive the filtered right pixels and the filtered left pixels from 60 configure the multiplexers (i.e., Ml, M2, and M10) to recti- 
read agent [27] and read agent [28], respectively. Disparity 	 fication only. It should be appreciated that by configuring 
module 106 compares the filtered left pixels with the filtered 	 multiplexor M10 to rectification only, agent [0] to agent [5] 
right pixels and outputs a result. The result includes distance 	 are operatively connected to arbiter 0 to arbiter 5. 
information between, for example, the rover and an object in 	 At 204, rectification module 102 requests a rightpixel from 
front of the rover. The result is written to write agent [12] in 65 agent [0], a right rectification table entry from agent [1], a left 
order for the result to be transmitted to memory via multi- 	 pixel from agent [2], and a left rectification table entry from 
plexor M10 and a pre-selected arbiter. 	 agent [3]. In response to the request, each agent at 206 sub- 
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mits a request to the corresponding arbiter for the respective 	 in order to notify the processor that the process ofreading and 
pixel and entry. The arbiter at 208 fetches the respective pixels 	 processing the image is complete. The processor is then con- 
and entries, and writes the respective pixels and entries into 	 figured to read at 322 the processed left image and processed 
the read agents in order for rectification module 102 to read 	 right image from the memory. It should be appreciated that 
the requested pixels and entries. This process continues until 5 the process of reading, processing, and transferring data 
all left and right pixels of the image, as well as the left and 
	
between the modules increases the speed of analyzing the 
right rectification table entries are received by rectification 	 image. 
module 102. 	 FIG. 4 illustrates a read agent sequential unit 400, in accor- 
At 210, as rectification module 102 receives right and left 
	
dance with an embodiment of the present invention. Read 
pixels, rectification module 102 compares the right pixel with io agent sequential unit 400 can interface with a rectification 
the right rectification table entry and rectifies the right pixel 	 module, a filter module, a disparity module, a VO SAD mod- 
accordingly. A similar process is carried out for the left pixel. 	 ule, a Harris module, or any module that can be appreciated 
At 212, as the right pixels and left pixels are being rectified, 	 by a person of ordinary skill in the art. For instance, the 
the rectified right pixels are being written into agent [4] and 	 following signals path can interface with a module: FIFO data 
the rectified left pixels are being written into agent [5] via 15 402, FIFO read enabled 404, FIFO empty 406, FIFO almost 
multiplexer MI and M2, respectively. 	 empty 408, FIFO valid 410, memory size 412, memory 
Agent [4] and agent [5] transmit at 214 each of the rectified 	 address 414, memory go 416, memory address full 418, and 
right pixels and each of the rectified left pixels to arbiter 4 and 	 memory address almost full 420. 
arbiter 5 so arbiter 4 and arbiter 5 can write the rectified pixels 	 In this embodiment, FIFO data 402 has a width of 8 bits, but 
into the correct memory location. This process is carried out 20 can have a width of 16 bits, 32 bits, or any width that can be 
until all of the pixels in the image are rectified. Once all of the 	 appreciated by a person of ordinary skill in the art. It should be 
rectified pixels are written into memory, rectification module 	 appreciated that the width is module-specific. For example, 
102 raises a flag at 216 to notify the processor that the image 	 FIG.1 illustrates that rectification module interfaces with two 
is rectified. When rectification module 102 is finished, the 	 read agent sequential units, which include a width of 8 bits, 
processor can read the rectified image data at 218 from arbiter 25 and two read agent sequential units, which include a width of 
4 and arbiter 5 by utilizing the PCI agents. 	 32 bits. The disparity module and filter module, however, can 
FIG. 3 illustrates a method 300 for image processing dur- 	 interface with two read agent sequential units, which include 
ing rover navigation, in accordance with an embodiment of 	 a width of 8 bits. 
the present invention. In particular, the PCI Bus, which can be 	 FIFO read enabled 404 has a width of 1 bit, FIFO empty 
controlled by a processor, can set at 302 the image size and 30 406 has a width of 1 bit, FIFO almost empty 408 has a width 
configure rectification module 102, filter module 104 and 	 of 1 bit, and FIFO valid 410 has a width of 1 bit. Memory size 
disparity module 106 to connectto one another, and configure 	 412 has a width of 24 bits, memory address 414 has a width of 
multiplexor M10 to connect agents [0]-[3] to arbiters 0-3 and 	 24 bits, memory go 416 has a width of 1 bit, memory address 
connect agent [9] and agent [12] to arbiters 4 and 5. Multi- 	 full 418 has a width of 1 bit, and memory address almost full 
plexors MI-M8 are also configured to pass data to corre-  35 420 has a width of 1 bit. 
sponding agents. 	 This embodiment allows read agent sequential unit 400 to 
At 304, rectification module 102 continuously requests 	 receive a request from, for example, rectification module 102 
right pixels of an image, right rectification table entries, left 	 and convert the request into a request that the arbiter can 
pixels of an image, and left rectification table entries from 	 utilize. For instance, read agent sequential unit 400 receives a 
agents [0]-[3] until all right and left pixels have be received. 40 starting address of the data via memory address 414 and a size 
At 306, for every right pixel and right rectification pixel 	 of the data to be read via memory size 412, and is triggered by 
received and for every left pixel and left rectification table 	 a memory go flag 416. In other words, rectification module 
entry received, rectification module 102 is configured to rec- 	 102, for example, transmits a request to read agent sequential 
tify each right and left pixel. As the right pixels and left pixels 	 400 with the size of the data and the starting address of the 
are being rectified, rectified right pixels and rectified left 45 data, and instructs read agent sequential unit 400 to go fetch 
pixels are continuously transmitted at 308 to filter module 104 	 the data. Read agent sequential unit 400 then requests the 
via pass-through agents [21]-[24]. 	 arbiter for all of the data, starting at the starting address for as 
At 310, filter module 104 continuously receives rectified 	 many bytes as are required. This configuration reduces the 
right pixels and rectified left pixels of the image. While 	 complexity of the module by interfacing read agent sequential 
receiving each pixel, filter module 104 processes the rectified 50 unit 400 with the arbiter. 
right pixels and the rectified left pixels at 312 and removes 	 When read agent sequential unit 400 receives the data from 
unwanted data from the rectified right pixels and the rectified 	 the arbiter, the data is placed in a FIFO (first-in-first-out 
left pixels. 	 queue) so rectification module 102 can read the data via FIFO 
Filtered right pixels are transmitted at 314 to disparity 	 data 402. As the data is stored in the FIFO, FIFO empty 406 
module 106 via pass-through agents [25] and [27], and fil-  55 is converted to false in order for rectification module 102 to 
tered left pixels are transmitted to disparity module 106 via 	 read the data in the FIFO. At this point, FIFO read enabled 
pass-through agents [26] and [28]. Filtered left pixels are also 	 404 will be set to true in order for rectification module 102 to 
transmitted to arbiter 4 by writing the left pixel data to write 	 read data. 
agent [9]. Disparity module 106 compares at 316 the filtered 	 As mentioned above, in order for data to be requested from 
left pixels with the filtered right pixels and outputs a result. 60 memory, read agent sequential unit 400 also interfaces with 
The result can include distance information between, for 	 an arbiter. The following signal paths allow read agent 
example, the rover and an object in front of the rover. The 	 sequential unit 400 to interface with the arbiter: valid 422, 
result is transmitted at 318 to agent [12] so the outputted 	 Qtag 424 (e.g., identifies the requested data when received 
information can be stored in memory via arbiter 5. 	 from the arbiter), Q 426 (e.g., includes the requested data), 
When rectification module 102, filter module 104, and 65 ready 428, request 430 (e.g., a request signal from the agent to 
disparity module 106 finish reading and processing the data, 	 the arbiter that the agent would like to communicate with the 
disparity module 106 is configured to flag the PCI bus at 320 	 arbiter), chip enable 432 (e.g., a chip enable signal to indicate 
US 8,649,609 B1 
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either a read or a write is being performed), address 434 (e.g., 	 write agent pass-through unit 600 at this time. When FIFO is 
memory location where the data is to be stored or read from), 	 not full, FIFO full 606 is set to false in order to notify the 
data 436 (e.g., data that is to be written or read), byte enabled 	 module that data can be received by write agent pass-through 
438 (e.g., byte enabled allows certain bytes of the data to be 	 unit 600. While data is written into the FIFO in write agent 
written or read), tag 440 (e.g., tag to identify data), and write 5 pass-through unit 600, data can be transmitted to the read 
442 (e.g., used in combination with chip enable 432 to indi- 	 agent pass-through unit via FIFO data out 610. 
cate a write is being performed). 	 FIG. 7 illustrates a read agent pass-through unit 700, in 
Signals that are being transmitted to the arbiter are address 	 accordance with an embodiment of the present invention. In 
434, data 436, and byte enabled 438. When write 442 is set to 	 this embodiment, read agent pass-through unit 700 interfaces 
true, then data can be written. When write 442 is set to false, io with a write agent pass-through unit and a module. The fol- 
then data cannot be written. A similar process is carried out 	 lowing signal paths are utilized by read agent pass-through 
when data is to be read from the memory. When receiving 	 unit 700: FIFO data 702, FIFO read enabled 704. FIFO empty 
data, Q 426 includes the data, and valid 422 is set to high in 	 706, FIFO almost empty 708, and FIFO valid 710. When 
order to store the data in the FIFO. It should be appreciated 
	
FIFO valid 710 is set to true and FIFO read enabled 704 is set 
that read agent sequential unit 400 could be a read agent 15 to true, the module can read and/or receive data from read 
random unit in order to read data from random locations in the 	 agent pass-through unit 700 via FIFO data 702. In other 
memory. 	 words, read agent pass-through unit 700 is configured to 
FIG. 5 illustrates a write agent sequential unit 500, in 	 received data from a write agent pass-through unit and pass 
accordance with an embodiment of the present invention. The 	 the data to another module. 
interface between write agent sequential unit 500 and the 20 	 FIG. 8 illustrates a method 800 for receiving and transmit- 
arbiter includes the following signal paths: valid 516, Qtag 	 ting data from a module utilizing agents. At 802, a multi- 
518, Q 520, ready 522, request 524, chip enable 526, address 	 plexor assigns data paths between at least one agent of each 
528, data 530, byte enabled 532, tag 534, and write 536. The 	 module and a corresponding arbiter of each memory bank. At 
interface between write agent sequential unit 500 and, for 	 804, the at least one agent of each module queues a plurality 
example, rectification module 102 includes FIFO data 502, 25 of data requests from the module and transmits each data 
FIFO write enabled 504, FIFO full 506, FIFO almost full 508, 	 request to a corresponding arbiter. At 806, the at least one 
starting address 510, memory go 512, and memory done 514. 	 agent queues a plurality of data responses from the corre- 
FIFO write enabled 504 can be set to true or false. FIFO 	 sponding arbiter and transmits each data response to the mod- 
almost full 508 is utilized to inform the module that the FIFO 	 ule. In other words, based on the assigned data path, the at 
is almost full, and FIFO full 506 is utilized to inform the 30 least one agent of the module reads data from the correspond- 
module that FIFO is full. 	 ing arbiter of the memory hank. At 808, the at least one agent 
In order to write data into write agent sequential unit 500, 	 of the module writes modified data to the corresponding 
rectification module 102, for example, transmits a starting 	 arbiter of the memory hank based on the assigned data path. 
address of the memory to store the data utilizing starting 	 At 810, at least one pass-through write agent of the module 
address 510 and sets memory go 512 to true. This enables data 35 writes the modified data to at least one pass-through read 
to be written into a queue utilizing FIFO data 502. If the 	 agent of another module. This allows the at least one pass- 
arbiter is busy and the FIFO is almost full, then write agent 	 through read agent of the other module to read the modified 
sequential unit 500 can transmit a signal via FIFO almost full 
	
data from the at least one pass-through write agent of the 
508 to indicate that the FIFO is almost full. If the arbiter is 	 module. As aresult, the method described in this embodiment 
busy and/or the FIFO is full, then write agent sequential unit 4o allows the module to read and write data to memory, as well 
500 can transmit a signal via FIFO full 506 to indicate that the 	 as to another module without reducing the throughput. 
FIFO is full. Once rectification module 102 is finishedwriting 	 The method steps performed in FIG. 2, FIG. 3, and FIG. 8 
data to write agent sequential unit 500, memory done 514 is 	 may be performed by a computer program product, encoding 
set to true and memory go 512 is set to false. It should be 	 instructions for the nonlinear adaptive processor to perform at 
appreciated that write agent sequential unit 500 can be a write 45 least the method described in FIG. 2, FIG. 3, and FIG. 8, in 
agent random unit in order to write data to random locations 	 accordance with an embodiment of the present invention. The 
in the memory. 	 computer program product may be embodied on a computer 
FIG. 6 illustrates a write agent pass-through unit 600, in 	 readable medium. A computer readable medium may be, but 
accordance with an embodiment of the present invention. In 	 is not limited to, a hard disk drive, a flash device, a random 
this embodiment, write agent pass -through unit 600 can inter-  50 access memory, a tape, or any other such medium used to 
face with a module and another module or a module and a read 	 store data. The computer program product may include 
agent pass-through unit. 	 encoded instructions for controlling the nonlinear adaptive 
The following data signal paths allow communication 	 processor to implement the method described in FIG. 2, FIG. 
between write agent pass-through unit 600 and a module: 	 3, and FIG. 8, which may also be stored on the computer 
FIFO data in 602, FIFO write enabled 604, FIFO full 606, and 55 readable medium. 
FIFO almost full 608. The following data signal paths allow 	 The computer program product can be implemented in 
communication between write agent pass-through unit 600 
	
hardware, software, or a hybrid implementation. The com- 
and a read agent pass-through unit: FIFO data out 610, FIFO 	 puter program product can be composed of modules that are 
read enabled 612, FIFO empty 614. FIFO almost empty 616, 	 in operative communication with one another, and which are 
and FIFO valid 618. 	 6o designed to pass information or instructions to display. The 
Write agent pass-through unit 600 is configured to receive 	 computer program product can be configured to operate on a 
data from a module and pass the data to another read agent 	 general purpose computer, or an application specific inte- 
pass-through unit. For instance, when FIFO write enabled 	 grated circuit (`ASIC"). 
604 is set to true, data can be transmitted from a module to 	 Embodiments described herein relate to an FPGA archi- 
write agent pass -through unit 600 via FIFO data in 602. When 65 tecture with custom interfaces to transmit data to and from 
FIFO is full, FIFO full 606 is set to true in order to notify the 	 each module. Each module is configured with direct access to 
module that the FIFO is full and data cannot be received by 	 memory or another module to allow interleaving access to 
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individual memory banks between a plurality of modules. 
The architecture allows arbitration to on-board DDR and/or 
SSRAM memory, allows up to 10-30 independent agents to 
access the memory (although different numbers of agents 
may be used in some embodiments, and this disclosure does 5 
not limit the number of agents that are used), and a method of 
exchanging data directly between modules without reducing 
the throughput of memory access. This architecture also sup-
ports low latency reads and writes and offers high throughput. 
One having ordinary skill in the art will readily understand io 
that the invention as discussed above may be practiced with 
steps in a different order, and/or with hardware elements in 
configurations which are different than those which are dis-
closed. Therefore, although the invention has been described 
based upon these preferred embodiments, it would be appar- 15 
ent to those of skill in the art that certain modifications, 
variations, and alternative constructions would be apparent, 
while remaining within the spirit and scope of the invention. 
In order to determine the metes and hounds of the invention, 
therefore, reference should be made to the appended claims. 20 
We claim: 
1. An FPGA architecture, comprising: 
• rectification module configured to receive image data 
from memory and rectify the image data; 
• filter module configured to receive the rectified image 25 
data and filter unwanted data from the rectified image 
data to generate filtered image data wherein the rectifi-
cation module and filter module are operatively con-
nected by two pass-through agents associated with the 
rectification module and filter module respectively; 30 
• disparity module configured to receive the filtered image 
data and generate a result in order to determine a dis-
tance between an object and a vehicle, wherein the filter 
module and disparity module are operatively connected 
by two pass-through agents associated with the filter 35 
module and disparity module respectively; and, 
• plurality of arbiters, each arbiter interfacing with the 
memory, wherein each arbiter is configured to receive a 
request for data from one or more read agents associated 
with the rectification module, filter module, or disparity 40 
module, and wherein a write agent associated with the 
disparity module is configured to transmit the result to 
the memory. 
2. The FPGA architecture of claim 1, wherein the image 
data comprises right pixels of an image, right rectification 45 
table entries, left pixels of the image, and left rectification 
table entries, and 
wherein the rectification module is further configured to 
compare the right pixels of the image with the right 
12 
rectification table entries to generate right rectified pix-
els of the image and compare the left pixels of the image 
with the left rectification table entries to generate left 
rectified pixels of the image. 
3. The FPGA architecture of claim 2, wherein the rectified 
image data comprises right rectified pixels and left rectified 
pixels of an image, and 
wherein the filter module is further configured to compare 
the right rectified pixels with the left rectified pixels of 
the image to remove unwanted data and generate right 
filtered pixels and left filtered pixels. 
4. The FPGA architecture of claim 1, wherein the filtered 
image data comprises right filtered pixels and left filtered 
pixels of the image, and 
wherein the disparity module is further configured to com-
pare the right filtered pixels with the left filtered pixels to 
generate the result. 
5. The FPGA architecture of claim 1, further comprising: 
a Harris module configured to receive a first image and a 
second image and detect features and a location of the 
features in the first and second image, 
wherein the Harris module is further configured to transmit 
a result to memory based on the detected features. 
6. The FPGA architecture of claim 5, further comprising; 
a vision odometry sum of absolute differences module 
configured to receive the first and second image, a list of 
the features for the first image, and a list of the features 
for the second image, 
wherein the vision odometry sum of absolute differences 
module is further configured to compare the list of the 
features between the first and second images to deter-
mine a distance traveled by the vehicle, and 
wherein the vision odometry sum of absolute differences 
module is further configured to generate a result based 
on the comparison of the list of the features between the 
first and second images. 
7. The FPGA architecture of claim 1, 
wherein each arbiter is configured to 
receive a request for data from an agent associated with 
the rectification module, the filter module, the dispar-
ity module, a Harris module, or a vision odometry 
sum of absolute differences module, and 
transmit the requested data to the agent associated with 
the rectification module, the filter module, the dispar-
ity module, a Harris module, or a vision odometry 
sum of absolute differences module. 
